COMPANY   |   PRODUCTS   |    NEWS    |   IP LICENCING   |    ASIC DESIGN   |    CONTACT US   
HOME > IP LICENSING > IP CORES & MEGA CELLS > Data Storage DATA STORAGE  
 

IP LICENSING
LICENSING
DELIVERABLE
SUPPORT
IP CORES & MEGA CELLS
A to D Converters
D to A Converters
Data Storage
Error Correction
Ethernet Networking
I/O Cell & Peripherals
Memory Access Controllers
Micro-Controllers
Micro Cells (Analog)
Phase Locked Loop
Serdes
Serial ATA



PR4 VITERBI DETECTOR

The PR4 Viterbi Detector performs maximum-likelihood (ML) sequence estimation on the equalized sample values. The output of the Viterbi detector is the allowed (ideal) PR4 sampled waveform sequence which minimizes the sum-of-squared errors between itself and the sample sequence from the equalized readback signal. This is determined by considering exhaustively all allowed PR4 sampled sequences during the data field.

FEATURES

  • performs maximum-likelihood (ML) sequence estimation on the equalized sample values.
  • the output of the Viterbi detector is the allowed (ideal) PR4 sampled waveform;
  • implementation of the ML detector is based on the block diagram of Figure 1; all operations shown in this figure are applied to the trellis diagram in Figure 2.
  • the best sequence is selected by suitably comparing all candidate sequences using recursive computations based on the ADD-COMPARE- SELECT (ACS) units;
  • small complexity, every even/odd sample being used independently( odd/even path), system equation being .
  • programmable targets
  • path memory of 30 samples per interleave

SYSTEM OVERVIEW

Block Diagram

Trellis Diagram

BACK


request product info by email
Copyright © 2002 - Ldic, All Rights Reserved