COMPANY   |   PRODUCTS   |    NEWS    |   IP LICENCING   |    ASIC DESIGN   |    CONTACT US   
HOME > IP LICENSING > IP CORES & MEGA CELLS > IO Cell & Peripherals I/O CELL & PERIPHERALS  
 

IP LICENSING
LICENSING
DELIVERABLE
SUPPORT
IP CORES & MEGA CELLS
A to D Converters
D to A Converters
Data Storage
Error Correction
Ethernet Networking
I/O Cell & Peripherals
Memory Access Controllers
Micro-Controllers
Micro Cells (Analog)
Phase Locked Loop
Serdes
Serial ATA



UART

FEATURES

  • 16450-compatible register set, except for Divisor Latch register
  • 5-8 data bits
  • 1-2 stop bits (1 stop bits are supported with 5 data bits)
  • Even, odd, stick or no parity
  • All standard baud rates from 40 b/s to 2.5 Mb/s
  • 1-byte receive buffer
  • 1-byte transmit buffer
  • Receive buffer empty interrupt
  • Transmit buffer full interrupt
  • False start bit detection
  • Internal diagnostic capabilities
    • Break simulation
    • Loop-back control for communications link fault isolation

SYSTEM OVERVIEW

The Universal Asynchronous Receiver-Transmitters (UART) provides serial communication for messaging and debug. The UART is 16450-compatibile, with the exception of Modem and flow-control support, and the concatenation of the Divisor Latch register. The modem and flow control signals are unavailable at the chip pins. To allow smaller faster device drivers to be used where backward compatibility is not needed, all relevant bits are gathered into a single register.

BACK


request product info by email
Copyright © 2002 - Ldic, All Rights Reserved