1.1. GENERAL DESCRIPTION

LC15-TR02 is a stand-alone Serial ATA physical layer that is designed based on SATA standard. This PHY is a 1.5Gbps transceiver that provides very high-speed data transmission. The SATA PHY parameters are compliant with the Serial ATA Gen1 revision 1.0 specification. It is also capable of data transmission of 3Gb/s Gen2 SATA. The parallel interface to link layer is based on SAPIS specification to provide 10bit interface in both rising and falling edges of clock. It also accepts two 10bit 8b/10b encoded transmit characters in parallel and latches them on the rising edge of TBC. Internal endec may be selected to do the 8/10bit encoding on 8bit data. The serialized data is transmitted onto the TXP/TXN differential outputs at a baud rate twenty times of the TBC frequency. It also samples serial received data on the RXP/RXN differential inputs, recovers the clock and data, de-serializes it into one (SAPIS) or two 10bit receive characters in parallel. The recovered clock is sent out at one twentieth of the incoming data rate. The receiver includes the squelch detector, out of band (OOB) signal detector, and is capable of detecting "Comma" characters. This transceiver contains on-chip PLLs circuitry for synthesis of the transmitting clock and extraction of the clock from the received serial stream. The transmit PLL is also responsible for Link layer reference clock generation (ASIC_CK). The circuit requires only one external component. Additional on-chip serial port interface is employed to adjust the performance of certain blocks.

1.2. FEATURES